

10-02-00

17

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (2/98)

Approved for use through 09/30/00. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P9573  
First Inventor or Application Identifier Victor Konrad  
Title A METHOD TO REDUCE THE POWER CONSUMPTION OF LARGE PLAS BY  
Express Mail Label No. EM014066205US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form (e.g. PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification Total Pages   
(preferred arrangement set forth below)
- Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) Total Sheets
4. Oath or Declaration Total Pages
- a. ☐ Newly executed (original copy)
- b. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 16 completed)
- i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7. ☒ Assignment Papers (cover sheet & document(s))
8. ☐ 37 CFR 3.73(b) Statement ☒ Power of Attorney  
(when there is an assignee)
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☐ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13. ☐ \*Small Entity Statement filed in prior application, Status still proper and desired
14. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15. ☐ Other: .....

\*NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: \_\_\_\_\_

Prior application Information: Examiner \_\_\_\_\_

Group/Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label

(Insert Customer No. or Attach bare code label here)

or ☒ Correspondence address below

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
Address	12400 Wilshire Boulevard, Seventh Floor				
City	Los Angeles	State	California	Zip Code	90025
Country	U.S.A.	Telephone	(310) 207-3800	Fax	(310) 820-5988

Name (Print/Type) Eric S. Hyman, Reg. No. 30,139

Signature

Date 09/28/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**FEE TRANSMITTAL**

*Patent fees are subject to annual revision on October 1.  
These are the fees effective October 1, 1997.  
Small Entity payments must be supported by a small entity statement,  
otherwise large entity fees must be paid. See Forms PTO/SB/09-12.  
See 37 C.F.R. §§ 1.28 and 1.28*

**TOTAL AMOUNT OF PAYMENT** (\$) 952.00**Complete if Known**

Application Number	
Filing Date	09/28/00
First Named Inventor	Victor Konrad, et al.
Examiner Name	
Group Art Unit	
Attorney Docket Number	042390.P9573

**METHOD OF PAYMENT** (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit Account Number

02-2666

Deposit Account Name

Blakely, Sokoloff, Taylor &amp; Zafman LLP

- ☒ Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17 ☐ Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance.

2. ☒ Payment Enclosed:

☒ Check ☐ Money Order ☐ Other

**FEE CALCULATION** (fees effective 10/01/96)**1. FILING FEE**

Large Entity Code	Entity Fee (\$)	Small Entity Code	Entity Fee (\$)	Fee Description	Fee Paid
101	690	201	345	Utility filing fee	\$690
106	310	206	155	Design filing fee	
107	480	207	240	Plant filing fee	
108	690	208	345	Reissue filing fee	
114	150	214	75	Provisional filing fee	
<b>SUBTOTAL (1)</b>					<b>(\$)</b> 690.00

**2. EXTRA CLAIM FEES**

Total Claims	Extra Claims	Fee from below	Fee Paid
28	-20** = 8	X \$18.00 =	144.00
4	-3** = 1	X \$78.00 =	78.00
Multiple Dependent			

\*\*or number of previously paid, if greater; For Reissues, see below

**Large Entity Small Entity**

Fee Code (\$)	Fee Code (\$)	Fee Description
103	18 203	9 Claims in excess of 20
102	78 202	39 Independent claims in excess of 3
104	270 204	135 Multiple Dependent claim
109	78 209	39 **Reissue independent claims over original patent
110	18 210	9 **Reissue claims in excess of 20 and over original patent
<b>SUBTOTAL (2)</b> (\$)		

222.00

**FEE CALCULATION** (continued)**3. ADDITIONAL FEE**

Large Entity Fee Code	Entity Fee (\$)	Small Entity Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet.	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920	112	920	Requesting publication of SIR prior to Examiner action	
113	1,840	113	1,840	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for response within first month	
116	380	216	190	Extension for response within second month	
117	870	217	435	Extension for response within third month	
118	1,360	218	680	Extension for response within fourth month	
128	1,850	228	925	Extension for response within fifth month	
119	300	219	150	Notice of Appeal	
120	300	220	150	Filing a brief in support of an appeal	
121	260	221	130	Request for oral hearing	
138	1,360	138	1,360	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidably	
141	1,210	241	605	Petition to revive - unintentionally	
142	1,210	242	605	Utility issue fee (or reissue)	
143	430	243	215	Design issue fee	
144	580	244	290	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per property (times number of properties)	
146	760	246	380	Filing a submission after final rejection (37 CFR 1.129(a))	
149	760	249	380	For each additional invention to be examined (37 CFR 1.129(b))	
Other fee (specify) <u>Recordation of Assignment</u>					40.00
Other fee (specify) _____					

\* Reduced by Basic Filing Fee Paid

**SUBTOTAL (3)** (\$)

40.00

**SUBMITTED BY**

Typed or Printed Name

Eric S. Hyman, Reg. No. 30,139

Signature

Date

09/28/00

**Complete (if applicable)**

Reg. Number

Deposit Account User ID

02-2666

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Docket No. 042390.P9573  
Express Mail No. EM014066205US

UNITED STATES PATENT APPLICATION

FOR

**A METHOD TO REDUCE THE POWER CONSUMPTION OF LARGE PLAS  
BY CLOCK GATING GUIDED BY RECURSIVE SHANNON  
DECOMPOSITION OF THE AND-PLANE**

INVENTORS:

Victor Konrad

Vivek Joshi

PREPARED BY:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN

12400 Wilshire Blvd., 7th Floor

Los Angeles, CA 90025-1026

(310) 207-3800

## BACKGROUND OF THE INVENTION

### FIELD OF THE INVENTION

The invention relates to programmable logic arrays (PLAs), and more particularly to power consumption reduction in PLAs by using recursive decomposition and clock gating of an original PLA.

### BACKGROUND INFORMATION

In modern very large scale integration (VLSI) design, programmable logic arrays (PLAs) are logic structures that are typically implemented in the design. PLAs are also currently used in many microprocessors, such as the Intel Itanium™ processor. Many of the current generation processors employ dynamic PLAs for random-logic designs.

Large PLAs consume significant power due to the charging and discharging of large amounts of capacitance almost every clock. Most of this power consumption occurs from the capacitance of the “product” wires and the diffusion of the transistors connected to them. Due to the emphasis on power consumption reduction in microprocessor designs, minimizing the frequency of charging/discharging of PLAs becomes important in reducing power consumption.

Many designers implement computer aided design (CAD) tools to help minimize PLAs. One such tool, ESPRESSO, is a popular CAD tool that is used widely by designers to minimize PLAs. ESPRESSO uses a two-level representation of a boolean function as an input, and produces an optimized equivalent representation. When ESPRESSO is applied to a set of logic equations that define the outputs as sums-of-products of the inputs, it transforms the original set of equations into a functionally equivalent set, but a set with fewer products and literals. The reduction of products and literals, when applied to PLA design, reduces the number of product wires and transistors in the circuit realization. ESPRESSO uses heuristics to compute and select prime implicants. Therefore, the output is not guaranteed to be the best possible solution. In some cases, the output will be optimal, or nearly so.

In most, however, it will only be adequate. With the result of reduction of product wires and transistors in PLA design by using ESPRESSO, a power consumption reduction is realized, but not fully optimized.

## BRIEF DESCRIPTION OF THE DRAWINGS

**Figure 1** illustrates a typical topological circuit of an example programmable logic array (PLA).

**Figure 2** illustrates the PLA illustrated in **Figure 1** that is split into two sub-PLAs using an embodiment of the invention.

**Figure 3** illustrates a topological rearrangement of the PLA illustrated in **Figure 2** with the sub-PLAs separated.

**Figure 4** illustrates a hybrid topological representation of the sub-PLAs illustrated in **Figures 2** and **3**.

**Figure 5** illustrates a variation of the topological representation of the PLA illustrated in **Figure 4**.

**Figure 6** illustrates an the PLA illustrated in **Figure 1** being split into sub-PLAs by an embodiment of the invention with  $x_5$  as a splitting variable.

**Figure 7** illustrates the sub-PLAs illustrated in **Figure 2** being split recursively.

## DETAILED DESCRIPTION

The invention generally relates to a method for applying partitioning logic to partially optimized PLAs which, based on the values assumed by the inputs of the PLAs at any evaluation, cuts off power to selected subsets of the PLA. Referring to the figures, exemplary embodiments of the invention will now be described. The exemplary embodiments are provided to illustrate the invention and should not be construed as limiting the scope of the invention.

For ease of discussion, some notation and theory will first be described. A PLA is merely a set of two-level logic functions in  $n$  boolean input variables. By two-level logic, we mean AND and OR. An example of a set of boolean equations comprising a PLA are shown below:

$$\begin{aligned}
 m1 &= x2' \text{ AND } x3 \text{ AND } x5' \\
 m2 &= x1 \text{ AND } x2' \text{ AND } x3' \text{ AND } x4 \\
 m3 &= x2 \text{ AND } x4' \text{ AND } x5 \\
 m4 &= x2 \text{ AND } x4 \text{ AND } x6 \\
 y1 &= m2 \\
 y2 &= m1 \text{ or } m3 \\
 y3 &= m2 \text{ or } m4 \\
 y4 &= m1 \text{ or } m4
 \end{aligned}$$

For the above example set of equations, there are six ( $n=6$ ) input boolean variables,  $x1$ ,  $x2$ ,  $x3$ ,  $x4$ ,  $x5$  and  $x6$ , and four (4) products,  $m1$ ,  $m2$ ,  $m3$  and  $m4$ .

The set of products is referred to as the AND plane. The boolean variables  $y1$ ,  $y2$ ,  $y3$ , and  $y4$  are the outputs. The set of equations defining the outputs are referred to as the OR plane. The same equations defining an example PLA expressed in the .cod notation is shown below in **Table 1**.

	x1	x2	x3	x4	x5	x6		y1	y2	y3	y4
m1	—	0	1	—	0	—	/	0	1	0	1
m2	1	0	0	1	—	—	/	1	0	1	0
m3	—	1	—	0	1	—	/	0	1	0	0
m4	—	1	—	1	-	1	/	0	0	1	1

**Table 1. .cod representation of a sample PLA**

In the .cod representation of the sample PLA, one will notice that the AND plane contains three types of elements. A 0 (zero) in row i and column j denotes that variable j participates in product i in uncomplemented form. A 1 (one) in row i column j position indicates that the variable j participates in product i in complemented form. A — (dash) in the row i column j signifies that variable j does not participate in product i. The dash is also known as a “don’t care.”

In the OR plane, a one in row i and column k signifies that the  $i^{\text{th}}$  product participates in forming the  $k^{\text{th}}$  output. **Figure 1** illustrates a typical realization circuit topology of the example PLA developed from the previous illustrated equations and the .cod representation in **Table 1**.

The Shannon decomposition theorem asserts that a boolean function F in n boolean variables  $x_1, x_2, \dots, x_n$  can be represented as shown below:

$$F(x_1, x_2, \dots, x_n) = (x_1 \text{ AND } g(x_2, x_3, \dots, x_n)) \text{ OR } (x_1' \text{ AND } h(x_2, x_3, \dots, x_n))$$



Where **g** and **h** are boolean functions in the  $n-1$  boolean variables  $x_2, x_3, \dots, x_n$ . One skilled in the art will realize that  $x_1$  could be replaced with  $x_i$ . With  $x_i$  replacing  $x_1$ , functions **g** and **h** are functions of  $(n-1)$  which are the original  $n$  variables with  $x_i$  deleted. The variable  $x_i$  will be referred to as a splitting variable. For any set of inputs, only of the the terms  $(x_1 \text{ AND } g(x_2, x_3, \dots, x_n))$  and  $(x_1' \text{ AND } h(x_2, x_3, \dots, x_n))$  need to be evaluated. Therefore, if the splitting variable is chosen so the functions **g** and **h** are significantly easier to compute than **F**, then based on the value of  $x_i$ , only one of the functions **g** or **h** need be computed.

In one embodiment of the invention, a PLA is split into two sub-PLAs based on the splitting variable. It should be noted that the PLA to be optimized for reduced power consumption can be split into more than two sub-PLAs. In this embodiment, The first sub-PLA will consist of those products in which the splitting variable appears in a complemented form. The second sub-PLA consists of those products in which the splitting variable is uncomplemented. The outputs of the two sub-PLAs are merged and form the logical equivalent to that of the original un-split PLA's outputs.

By way of example, using the example PLA previously presented, and using  $x_2$  as a splitting variable, the example PLA is split into two sub-PLAs having results, when merged, as illustrated in **Table 2** and **Table 3** below.

	$x_1$	$x_2$	$x_3$	$x_4$	$x_5$	$x_6$		$y_1^a$	$y_2^a$	$y_3^a$	$y_4^a$
<b>m1</b>	—	0	1	—	0	—	/	0	1	0	1
<b>m2</b>	1	0	0	1	—	—	/	1	0	1	0

**Table 2. (Sub-PLA-a)**

	x1	x2	x3	x4	x5	x6		y1 <sup>b</sup>	y2 <sup>b</sup>	y3 <sup>b</sup>	y4 <sup>b</sup>
m3	—	1	—	0	1	—	/	0	1	0	0
m4	—	1	—	1	—	1	/	0	0	1	1

Table 3. (Sub-PLA-b)

It should be noted that when  $x_2=0$  only sub-PLA-a needs to be evaluated because the result of evaluating sub-PLA-b is discarded by merging .

It should also be noted that when  $x_1=0$ , only sub-PLA-b needs to be evaluated. In this embodiment, power consumption is reduced by gating the clock. That is, by using circuitry to AND the clock with  $x_2'$  for sub-PLA-a and by using circuitry to AND the clock with  $x_2$  for sub-PLA-b.

**Figure 2** illustrates the PLA illustrated in **Figure 1** being split into two sub-PLAs, sub-PLA-a 210 and sub-PLA-b 220. For ease of explanation, the circuit illustrated in **Figure 2** will be evaluated with  $x_2=1$ . With  $x_2=1$ ,  $\text{CLK} * x_2$  225 is equivalent to CLK 110. The lower product terms corresponding to sub-PLA-b 210 are clocked in the exact same way as in the original PLA illustrated in **Figure 1**. The two upper products in sub-PLA-a 210, however, cannot discharge and will not toggle because their clocks are ANDed with  $x_2'=0$ .

For sub-PLA-a 210, each NAND gate 230 has an input  $x_2'=0$ . Therefore the output of each NAND gate 230 is one (1). The output of inverter 240, which is the value that is passed on to the OR plane, is 0 (zero). For sub-PLA-b 220, each NAND gate 250 has an input  $x_2=1$ . Therefore, each NAND gate 250 acts similar to an inverter. Therefore, NAND gate 250 and inverter 260 cancel the functionality of the inversion. Therefore, the input of the OR plane is exactly the same as the output of the product in the original PLA illustrated in **Figure 1**. It can be seen in **Figure 2** that the AND plane does not

have inputs  $x_2$  and  $x_2'$  in the same position as in **Figure 1**. Also, it should be noted that, in **Figure 2**, the transistors that were attached to the inputs in **Figure 1** are not necessary because when  $x_2=1$ , the transistors attached to  $x_2'$  are cut off.

As compared to the PLA illustrated in **Figure 1**, the OR plane is extended horizontally in the embodiment of **Figure 2**. The OR plane illustrated in **Figure 2** produces outputs  $y_{ai}$  and  $y_{bi}$  (where  $i=1$  to 4) side by side. That is, the OR planes of sub-PLA-a 210 and sub-PLA-b 220 are interleaved. It should be noted that while the area of the OR plane in **Figure 2** is double that of the OR plane illustrated in **Figure 1**, only half of the OR plane is active, i.e. charging/discharging.

For ease of discussion, we will evaluate the OR plane with  $x_2=1$ . Here, the outputs  $y_{ai}$  are coupled to a value of one (1) and cannot discharge. This is because the clock to the outputs are gated similar to the AND plane and cuts the output  $y_{ai}$  from ground and the transistors coupled to  $y_{ai}$  are turned off because they are in sub-PLA-a 210, and the signals from the AND plane that are attached to the gates of these transistors are low. Therefore, as long as  $x_2=1$ , the signals  $y_{ai}$  are tied to the value one (1), but one should note, that this is of no consequence because since the selectors 260 at the bottom of the OR plane will select  $y_{bi}$  anyway.

Thus, with  $x_2=1$ , sub-PLA-a 210 is disabled and the only contribution to power consumption arises from sub-PLA-b 220. One skilled in the art will be able to see that when  $x_2=0$ , the situation is reversed and only sub-PLA-a 210 contributes to power consumption.

The embodiment presented above in **Figure 2** thus has an extended OR plane resulting from interleaving the OR planes of the two sub-PLAs. This lengthens the OR plane by a factor of two (2) compared to the PLA illustrated in **Figure 1**. Therefore, the total area increases. Also, the product wires are lengthened therefore increasing the product wires' capacitance and power consumed by them. This embodiment is very useful when the OR plane is narrow relative to the AND plane. Also, this embodiment is useful when the

wire capacitance is low as compared to the total capacitance of the diffusion of attached devices. One skilled in the art will note that although the number of vertical wires through the OR plane has doubled due to generation of  $y_{ai}$  and  $y_{bi}$  for each  $i$ , the increase does not result in a power increase because half of the wires do not toggle when  $x_2$  is held constant.

Further, for ease of understanding, the reduced power consumption will be broken down by the AND plane consumption and the OR plane consumption. In the AND plane,  $P_x$  represents the power consumed by the  $x_i$  and  $x_i'$  signals that run vertical through the AND plane. For ease of discussion, the gate capacitances of the transistors attached to the signal wires will be ignored.  $P_p^{AND}$  represents power consumption due to the portion of the product wires residing in the AND plane.  $P_d^{AND}$  represents power consumption due to diffusion of the devices in the AND plane. In the OR plane,  $P_y$  represents power consumed by the vertical  $y_i$  wires.  $P_p^{OR}$  represents power consumed due to the portion of the product wires residing in the OR plane.  $P_d^{OR}$  represents power consumed due to the diffusion of the devices in the OR plane.

With these representations made, assuming sub-PLA-a 210 and sub-PLA-b 220 each consist of half the product wires and half the devices of the PLA illustrated in **Figure 1**, then the partitioning to sub-PLA-a 210 and sub-PLA-b220 from the original PLA will not affect  $P_x$  or  $P_y$ , and will reduce  $P_p^{AND}$ ,  $P_d^{AND}$  and  $P_d^{OR}$  components by roughly 50%. Also,  $P_p^{OR}$  will increase by an amount that is dependent on the increase in the width of the OR plane.

Although the embodiment illustrated in **Figure 2** contains a number of additional elements, such as the additional NAND gates between AND and OR planes, one skilled in the art will realize that when  $x_2$  is held constant the number of devices whose capacitance is being discharged is reduced by roughly 50%. Therefore, this reduction leads to an increase in speed that offsets the additional components.

**Figure 3** illustrates a topological rearrangement of the embodiment illustrated in **Figure 2**. In this embodiment, two sub-PLAs, sub-PLA 310 and

sub-PLA 320, are separated completely. That is, the OR planes are not interleaved as in the embodiment illustrated in **Figure 2**. Because there is no interleaving, and consequently no elongation of the product wires in the OR plane, there is no loss of power consumption in  $P_p^{OR}$ . The gap between sub-PLA 310 and sub-PLA 320 causes some overhead in distributing the  $x_i$ 's to sub-PLA 310 and sub-PLA 320. This overhead is partially compensated for because the input wires that are used only in one sub-PLA do not incur the overhead of "passing over" the other sub-PLA, as is the case for  $x_6$  in the embodiment illustrated in **Figure 2**. Also, there is some overhead in connecting  $y_{ai}$  with  $y_{bi}$  over the gap. This overhead, however, is offset because each of these outputs has to cross over only one sub-PLA.

Therefore, the embodiment illustrated in **Figure 3** is an alternative to the embodiment illustrated in **Figure 2**. The embodiment illustrated in **Figure 3** is especially useful in circuits where the outputs need to be placed in the middle of the structure.

**Figure 4** illustrates an embodiment that is a hybrid of the embodiments illustrated in **Figures 2** and **3**. One skilled in the art will note that the AND plane is identical to the embodiment illustrated in **Figure 2**, including the NAND gates interposed between the AND and OR planes. Therefore, the discussion according to the AND plane of the embodiment illustrated in **Figure 2** applies to this embodiment as well. Thus, for  $x_2=1$ , sub-PLA-a 410 is disabled, and the product terms going into the OR plane are equal to zero (0). Therefore, all the devices in the OR plane belonging to sub-PLA-a 410 are effectively cut-off. Thus, the values of the outputs,  $y_i$ , are determined by sub-PLA-b 420, exclusively.

It should be noted that all PLA designs may have a race condition inherent in typical domino circuits. That is, when the signal following the inverter changes from a value of one (1) to a value of zero (0), part of the pre-charge on the  $y_i$  output may escape during the transient. If the final value of the output is one (1), there may not be enough charge on the node to sustain

this logic value. Therefore, a delay of the clock to the OR plane can be used to compensate for this condition.

Because of the AND plane being identical to the embodiment illustrated in **Figure 2**,  $P_x$  is unchanged from the original PLA illustrated in **Figure 1**, and  $P_p^{AND}$  and  $P_d^{AND}$  are reduced by approximately 50%. The OR plane, however, is different here. Since the geometry of the OR plane is the same as that of the embodiment illustrated in **Figure 1**,  $P_y$  will be unchanged from the original PLA illustrated in **Figure 1**, while  $P_p^{OR}$  is reduced by approximately 50%. It is easily noticed, however, that unlike the embodiment illustrated in **Figure 2**, there is no elongation of the product wires. Therefore, there will be no increase in the capacitance of these wires. One will note, however, that  $P_d^{OR}$  remains unchanged from the original PLA that is illustrated in **Figure 1**.  $P_d^{OR}$  is reduced by approximately 50% in the embodiment of **Figure 2**. Thus, the embodiment illustrated in **Figure 4** is preferred to that of the embodiment illustrated in **Figure 2** when the wire capacitance exceeds the capacitance due to OR-plane diffusion.

The embodiment illustrated in **Figure 5** illustrates a variation of the embodiment illustrated in **Figure 4**. In this embodiment, the clocking scheme is different and the logic interposed between the AND and OR plane is no longer present. This results in the additional expense of devices at the left edge of the AND plane. When  $x_2=0$ , the clock gating scheme enables the operation of sub-PLA 510 and the additional transistor is cut off. When  $x_2=1$ , sub-PLA 510 is cut off from power and the additional device that is now turned on discharges the product node. This ensures the logic value of zero (0) at the input of the OR plane. It should be noted that care must be taken to maintain  $x=2$  throughout the clock cycle to avoid false evaluations.

For ease of discussion, we shall assume the capacitance of the wires significantly exceeds that of the diffusion of devices attached to the wires. Also, that the horizontal and vertical pitches are equal. Thus, the total length of the horizontal wires equals the length of the vertical wires. With this, the power savings would amount to approximately 25%. This savings is due to

an approximate 50% power savings on the horizontal wires, there is not a savings due to the vertical wires, and the horizontal wires constitute approximately 50% of the total capacitance.

By using  $x_2$  as the splitting variable, the PLA illustrated in **Figure 1** is split into two sub-PLAs, each approximately 50% the size of the original PLA. One skilled in the art will note that such a variable,  $x_2$ , may not exist in reality. This is due to two factors. First, ones (1's) and zeroes (0's) in any column can be unbalanced. Secondly, the "don't cares" in any column need additional treatment. The choice of the  $i$ 'th column (corresponding to the splitting variable  $x_i$ ) splits the set of rows of the original PLA into three subsets: the first consisting of rows which contain a zero (0) in the  $i$ 'th column, sub-PLA-a; the second consisting of rows containing a one (1) in the  $i$ 'th column, sub-PLA-b; and the third consisting of rows containing a dash ("don't care") in the  $i$ 'th column. Therefore, when the splitting variable is  $x_2$ , the third subset is empty. When the splitting variable chosen is  $x_5$ , then sub-PLA-a would consist of row 0, sub-PLA-b would consist of row 3, and rows 2 and 4 would comprise a third sub-PLA c. In this case, whether  $x_5$  has a value of one (1) or zero (0), sub-PLA c has to be evaluated. Therefore, sub-PLA c can be joined to both sub-PLA-a and sub-PLA-b, creating a two-way split; but a two-way split in which the two sub-PLAs are not mutually exclusive.

In the embodiment illustrated in **Figure 6**, with  $x_5$  as the splitting variable, the implementation is straightforward and only the gating of the clock needs to be changed. For sub-PLA-a which consists of the first row of the PLA illustrated in **Figure 6**, the clock is gated by  $x_5'$ . For sub-PLA-b, consisting of row 3, the clock is gated by  $x_5$ . Because rows 2 and 4 have to be evaluated no matter what the value of  $x_5$  is, the clock to these products is not gated. The column corresponding to  $x_2$  reappears since we are not using  $x_2$  as the splitting variable. The column  $x_5$ , corresponding to the chosen splitting variable, disappears. It should also be noted that there are some small changes to the logic between the AND and OR planes. In particular, the second and fourth product lines are logically equivalent to a buffer and are illustrated in **Figure 6** to show comparability with **Figure 2**.

One skilled in the art will notice that even though this embodiment has less clock gating, power consumption is greater than the embodiment in which  $x_2$  is chosen as the splitting variable. The extra power consumption arises because instead of having a 50%-50% split of the product set, we now have a 75%-75% split. This is because with  $x_5$  as the splitting variable, roughly 75% of the product terms are active. Thus, it can be seen that choosing the splitting variable has a major impact on power consumption.

To assist in selecting the splitting variable, a heuristic can be used as follows. Let  $z(j)$  equal the number of zeros in the  $j$ 'th column of the AND plane, and  $o(j)$  equal to the number of ones in the  $j$ 'th column of the AND plane. Then the splitting variable is heuristically chosen as the variable index  $j$  that maximizes the value  $\min(z(j), o(j))$ . For ease of understanding this, let  $N$  denote the number of variables, and let  $x(j)$  be equal to the number of "don't cares" in the  $j$ 'th column of the AND plane. Then, for any  $j$ ,  $x(j) + o(j) + z(j) = N$ , or  $z(j) + o(j) = N - x(j)$ . For any  $a, b$ ,  $\min(a, b) = 0.5(a + b - |a - b|)$ . Therefore,  $2 * \min(z(j), o(j)) = z(j) + o(j) - |z(j) - o(j)|$ . By substituting the previous equation, the result is  $2 * \min(z(j), o(j)) = N - [x(j) + |z(j) - o(j)|]$ . Therefore, in order to maximize the value of  $\min(z(j), o(j))$ , the value of  $x(j) + |z(j) - o(j)|$  needs to be minimized. In other words, for each index variable  $j$ , the equation  $x(j) =$  the number of "don't cares" in the  $j$ 'th column of the AND plane, and  $\text{score}(j) = x(j) + |z(j) - o(j)|$  is computed. Thus, the best column to choose would be the one with the lowest value of score. Note that in one embodiment, if there is a tie, the lowest value of  $j$  is used.

This heuristic steers away from unbalanced columns (by attempting to minimize the term  $|z(j) - o(j)|$ ) and from columns with many "don't cares" (by attempting to minimize the term  $x(j)$ ). Otherwise stated, from all the balanced columns, this criterion can select the column with the smallest overhead, and also from all the columns without "don't cares," it will favor the most balanced. Another way to view the splitting variable heuristic is as follows. After a split is based on the splitting variable  $i$ , the PLA will be split in two sub-PLAs of sizes  $z(i) + x(i)$  and  $o(i) + x(i)$ , respectively. Therefore, in the worst case, the sub-PLA activated will be of size  $\max(z(i) + x(i), o(i) + x(i)) =$



$N - \min(z(i), o(i))$ . This value is then minimized across all indices  $i$ ,  $\min_i (N - \min(z(i), o(i))) = N - \max_i (\min(z(i), o(i)))$ . This means that the global minimum is achieved at the same index  $i$  at which  $\min(z(i), o(i))$  attains maximum value. This is exactly the criterion as above.

5 In another embodiment, the PLA can also be recursively split. Consider the split of the PLA illustrated in **Figure 1** which resulted in the embodiment illustrated in **Figure 2**. One skilled in the art will recognize that if sub-PLA-a 410 (consisting of the first two rows) is considered as a separate PLA, then sub-PLA-a 410 can be split itself into two equal sub-PLAs, consisting  
10 of one row, by choosing  $x_3$  as a splitting variable. Likewise, sub-PLA-b 420 (consisting of rows 3 and 4) can be split into two one-row sub-PLAs by choosing  $x_4$  as a splitting variable. The resulting embodiment of this recursive splitting is illustrated in **Figure 7**. One will note that the clock logic for this embodiment is different than the embodiment illustrated in **Figure 4**.

15 From the embodiment illustrated in **Figure 7**, it can be seen that there is more gating logic. This is because there are four different equations for signals gating the clock, as opposed to only two in the embodiment illustrated in **Figure 4**. Also, each gating signal has more complex logic, which increases setup time. Many devices, however, have disappeared from the AND plane.  
20 Notice that for any set of inputs,  $x_1$  through  $x_6$ , only one row (which corresponds to one sub-PLA) is active and the rest are disabled. In larger PLAs, the power consumption savings increases, and the principle of recursive splitting is valid for multi-level splitting.

25 It should be noted that each product in the recursively reduced structure, such as the embodiment illustrated in **Figure 7**, is obtained from the corresponding product in the original PLA by omitting literals. Then the product of the literals that were omitted are used to gate the clock to the product. Thus, part of the dynamic logic of the AND gate is removed, and the remaining structure is converted into static logic to gate the clock. By doing  
30 so, the embodiment gains in power consumption reduction. It should be noted that setup time is increased because the static logic evaluation is

performed before the precharge phase of the dynamic structure. In the extreme case when setup time is not important, one skilled in the art will notice that the entire AND plane can be removed and replaced with static logic, thus, gaining maximum power savings. When setup time is important,  
5 it is necessary to determine the appropriate splitting variable to maximize power savings. Thus, it is evident that the choice of splitting variable is important to reducing power consumption and minimizing setup time, simultaneously.

The above embodiments can also be stored on a device or medium and  
10 read by a machine to perform instructions. The device or medium may include a solid state memory device and/or a rotating magnetic or optical disk. The device or medium may be distributed when partitions of instructions have been separated into different machines, such as across an interconnection of computers.

15 While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those  
20 ordinarily skilled in the art.

CLAIMS

What is claimed is:

1. A method comprising:

determining an optimum splitting variable;

dividing a set of equations representing a programmable logic array

(PLA) into a first set of equations representing a first sub-PLA and a second set

of equations representing a second sub-PLA based on the splitting variable;

determining a topological circuit representation of the equations

representing the first sub-PLA and the second sub-PLA;

applying gating logic to the topological circuit representation of the

equations representing the first sub-PLA and the equations representing the

second sub-PLA; and

controlling power consumption in the topological circuit

representation of the equations representing the first sub-PLA and the

equations representing the second sub-PLA so only one of the topological

circuit representation of the first sub-PLA and the second sub-PLA contributes

to power consumption.

2. The method of claim 1, wherein the PLA to be divided is partially

optimized by computer aided design.

3. The method of claim 1, further comprising merging an output of the

equations representing the first sub-PLA with an output of the equations

3 representing the second sub-PLA, wherein merging the output of the  
4 equations representing the first sub-PLA with the equations representing the  
5 second sub-PLA forms a logical equivalent of the PLA

1 4. The method of claim 1, wherein an OR plane of the topological circuit  
2 representation of the first sub-PLA is interleaved with an OR plane of the  
3 topological circuit representation of the second sub-PLA.

1 5. The method of claim 1, wherein an OR plane of the topological circuit  
2 representation of the first sub-PLA is separated from an OR plane of the  
3 topological circuit representation of the second sub-PLA.

1 6. The method of claim 1, wherein the equations representing the first  
2 sub-PLA includes a plurality of products where the splitting variable is  
3 complemented and the equations representing the second sub-PLA includes a  
4 plurality of products where the splitting variable is uncomplemented.

1 7. The method of claim 1, further comprising delaying a clock to an OR  
2 plane of one of the topological circuit representation of the first sub-PLA and  
3 the topological circuit representation of the second sub-PLA.

1 8. The method of claim 1, wherein the step of determining the optimum  
2 splitting variable further comprises avoiding unbalanced columns in an AND  
3 plane of the set of equations representing the PLA; and selecting a column

4 with smallest overhead in the AND plane of the set of equations representing  
5 the PLA.

1 9. The method of claim 1, wherein determining a topological circuit  
2 representation of first sub-PLA and the second sub-PLA is created by computer  
3 aided design.

1 10. A method comprising:

2 determining an optimum splitting variable for dividing a set of  
3 equations representing a programmable logic array (PLA);

4 dividing the set of equations representing the PLA into equations  
5 representing a plurality of sub-PLAs ;

6 merging outputs of the equations representing the plurality of sub-  
7 PLAs;

8 determining a topological circuit representation of the equations  
9 representing the plurality of sub-PLAs;

10 applying gating logic to the topological circuit representation of the  
11 plurality of sub-PLAs; and

12 controlling power consumption in the topological representation of the  
13 plurality of sub-PLAs so only one of the plurality of sub-PLAs contributes to  
14 power consumption.

1 11. The method of claim 10, wherein the PLA to be divided is partially  
2 optimized by computer aided design.

1 12. The method of claim 10, wherein the equations representing the  
2 plurality of sub-PLAs are divided recursively based on a determined optimum  
3 splitting variable for each equation representing a sub-PLA.

1 13. The method of claim 12, wherein each product of the equations  
2 representing the plurality of sub-PLAs is obtained by omitting literals in the  
3 equations representing the PLA.

1 14. The method of claim 13, wherein a product of the omitted literals is  
2 used in the topological circuit representation of the plurality of sub-PLAs to  
3 gate a clock of each product of the plurality of sub-PLAs.

1 15. The method of claim 10, wherein the step of determining the optimum  
2 splitting variable further comprises avoiding unbalanced columns in an AND  
3 plane of the equations representing the PLA; and  
4 selecting a column with smallest overhead in the AND plane of the equations  
5 representing the PLA.

1 16. The method of claim 12, wherein the step of determining the optimum  
2 splitting variable for each of the equations representing the sub-PLA further  
3 comprises avoiding unbalanced columns in an AND plane of the equations  
4 representing the sub-PLA; and selecting a column with smallest overhead in  
5 the AND plane of the equations representing the sub-PLA.

1 17. A program storage device readable by a machine comprising  
2 instructions that cause the machine to:  
3 determine an optimum splitting variable;  
4 divide a set of equations representing a programmable logic array (PLA)  
5 into a first set of equations representing a first sub-PLA and a second set of  
6 equations representing a second sub-PLA based on the splitting variable;  
7 determine a topological circuit representation of first sub-PLA and the  
8 second sub-PLA;  
9 apply gating logic to the topological circuit representation of the first  
10 sub-PLA and the second sub-PLA; and  
11 control power consumption in the topological circuit representation of  
12 the first sub-PLA and the second sub-PLA so only one of the first sub-PLA and  
13 the second sub-PLA contributes to power consumption.

1 18. The program storage device of claim 17, wherein the PLA to be divided  
2 is partially optimized by computer aided design.

1 19. The program storage device of claim 17, further comprising  
2 instructions that cause the machine to merge an output of the equations  
3 representing the first sub-PLA with an output of the equations representing  
4 the second sub-PLA,  
5 wherein the instruction that causes the machine to merge the output of the  
6 equations representing the first sub-PLA with the equations representing the

7 second sub-PLA, forms a logical equivalent of the equations representing the  
8 PLA.

1 20. The program storage device of claim 17, wherein the topological circuit  
2 representation an OR plane of the first sub-PLA is interleaved with an OR  
3 plane of the second sub-PLA.

1 21. The program storage device of claim 17, wherein in the topological  
2 circuit representation an OR plane of the first sub-PLA is separated from an  
3 OR plane of the second sub-PLA.

1 22. The program storage device of claim 17, wherein the equations  
2 representing the first sub-PLA includes a plurality of products where the  
3 splitting variable is complemented and the equations representing the second  
4 sub-PLA includes a plurality of products where the splitting variable is  
5 uncomplemented.

1 23. The program storage device of claim 17, wherein the instructions that  
2 cause the machine to determine the optimum splitting variable further  
3 comprises avoiding unbalanced columns in an AND plane of the set of  
4 equations representing the PLA; and selecting a column with smallest  
5 overhead in the AND plane of the set of equations representing the PLA.

1 24. A program storage device readable by a machine comprising  
2 instructions that cause the machine to:



1           determine an optimum splitting variable for dividing a set of equations  
2   representing a programmable logic array (PLA);  
3           divide the set of equations representing the PLA into equations  
4   representing a plurality of sub-PLAs ;  
5           merge outputs of the equations representing the plurality of sub-PLAs;  
6           determine a topological circuit representation of the equations  
7   representing the plurality of sub-PLAs;  
8           apply gating logic to the topological circuit representation of the  
9   plurality of sub-PLAs; and  
10          control power consumption in the topological circuit representation of  
11   the plurality of sub-PLAs so only one of the plurality of sub-PLAs contributes  
12   to power consumption.

1   25.    The program storage device of claim 24, wherein the PLA to be divided  
2   is partially optimized by computer aided design.

1   26.    The program storage device of claim 24, wherein the instruction  
2   causing the machine to divide the equations representing the plurality of sub-  
3   PLAs divides recursively based on a determined optimum splitting variable  
4   for each equation representing a sub-PLA.

1   27.    The program storage device of claim 24, wherein the instruction  
2   causing the machine to determine the optimum splitting variable further  
3   comprises avoiding unbalanced columns in an AND plane of the equations  
4   representing the PLA; and

5 selecting a column with smallest overhead in the AND plane of the equations  
6 representing the PLA.

1 28. The program storage device of claim 26, wherein the instruction  
2 causing the machine to determine the optimum splitting variable for each of  
3 the equations representing the sub-PLA further comprises avoiding  
4 unbalanced columns in an AND plane of the equations representing the sub-  
5 PLA; and selecting a column with smallest overhead in the AND plane of the  
6 equations representing the sub-PLA.

## ABSTRACT OF THE DISCLOSURE

A method that includes steps for determining an optimum splitting variable and dividing a programmable logic array (PLA) into a first sub-PLA and a second sub-PLA based on the splitting variable is presented. The  
5 method also provides for gating logic to be applied to the first sub-PLA and the second sub-PLA. Power consumption is then controlled in the first sub-PLA and the second sub-PLA so only one of the first sub-PLA and the second sub-PLA contributes to power consumption. In another embodiment, a PLA be recursively divided into a plurality of sub-PLAs.






FIG. 2






FIG. 3



**FIG. 4**



**FIG. 5**






FIG. 6




FIG. 7

**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION  
(FOR INTEL CORPORATION PATENT APPLICATIONS)**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**A METHOD TO REDUCE THE POWER CONSUMPTION OF LARGE PLAS BY  
CLOCK GATING GUIDED BY RECURSIVE SHANNON DECOMPOSITION OF  
THE AND-PLANE**

the specification of which

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as  
United States Application Number \_\_\_\_\_  
or PCT International Application Number \_\_\_\_\_  
and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

**Prior Foreign Application(s):**

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	FILING DATE

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, a firm including: William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; Amy M. Armstrong, Reg. No. 42,265; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadico, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. 41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Lisa A. Norris, Reg. No. 44,976; Daniel E. Ovanezian, Reg. No. 41,236; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey S. Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my attorneys; and Andrew C. Chen, Reg. No. 43,544; Justin M. Dillon, Reg. No. 42,486; and John F. Travis, Reg. No. 43,203; my patent agents, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Peter Lam, Reg. No. P44,855; Thomas Raleigh Lane, Reg. No. 42,781; Gene I. Su, Reg. No. 45,140; and Calvin E. Wells, Reg. No. P43,256; my patent agents, of INTEL CORPORATION with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Eric S. Hyman, Reg. No. 30,139, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to Eric S. Hyman, Reg. No. 30,139, (310) 207-3800.

(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor (given name, family name) Victor Konrad

Inventor's Signature [Signature] Date September 27, 2000

Residence Sunnyvale, California Citizenship U.S.A.  
(City, State) (Country)

P. O. Address 1673 Langport Drive, Sunnyvale, CA 94087

Full Name of Second/Joint Inventor (given name, family name) Vivek Joshi

Inventor's Signature [Signature] Date SEP. 25, 2000

Residence 1063 MORSE AVE., #18-104, SUNNYVALE Citizenship U.S.A.  
(City, State) CA 94089 (Country)

P. O. Address \_\_\_\_\_

Full Name of Third/Joint Inventor (given name, family name) \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_  
(City, State) (Country)

P. O. Address \_\_\_\_\_

Full Name of Fourth/Joint Inventor (given name, family name) \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_  
(City, State) (Country)

P. O. Address \_\_\_\_\_

Full Name of Fifth/Joint Inventor (given name, family name) \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_  
(City, State) (Country)

P. O. Address \_\_\_\_\_